"Optimization of CMOS power-cell layout for improving junction breakdown."

Ockgoo Lee et al. (2014)

Details and statistics

DOI: 10.1587/ELEX.11.20140523

access: open

type: Journal Article

metadata version: 2021-02-12

a service of  Schloss Dagstuhl - Leibniz Center for Informatics