"A congestion-aware hybrid SRAM and STT-RAM buffer design for ..."

Jinzhi Lai, Jueping Cai, Jie Chu (2023)

> Home

Details and statistics

DOI: 10.1587/ELEX.19.20220078

access: open

type: Journal Article

metadata version: 2023-02-15

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/LaiCC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/LaiCC23
Jinzhi Lai, Jueping Cai, Jie Chu:
A congestion-aware hybrid SRAM and STT-RAM buffer design for network-on-chip router. IEICE Electron. Express 20(2): 20220078 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.