"A High Throughput/Gate AES Hardware Architecture by Compressing Encryption ..."

Rei Ueno et al. (2016)

Details and statistics

DOI:

access: open

type: Informal or Other Publication

metadata version: 2020-05-11

a service of  Schloss Dagstuhl - Leibniz Center for Informatics