"A Fast and Efficient SIKE Co-Design: Coarse-Grained Reconfigurable ..."

Jing Tian et al. (2024)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2025-02-06

- view
  - electronic edition @ iacr.org (open access)
- export record
  dblp key:
  - journals/iacr/TianWFZW24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iacr/TianWFZW24
Jing Tian, Bo Wu, Lang Feng, Haochen Zhang, Zhongfeng Wang:
A Fast and Efficient SIKE Co-Design: Coarse-Grained Reconfigurable Accelerators with Custom RISC-V Microcontroller on FPGA. IACR Cryptol. ePrint Arch. 2024: 1120 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.