"High-speed VLSI implementation of Digit-serial Gaussian normal basis ..."

Bahram Rashidi, Sayed Masoud Sayedi, Reza Rezaeian Farashahi (2016)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2020-05-11

- view
  - electronic edition @ iacr.org (open access)
- export record
  dblp key:
  - journals/iacr/RashidiSF16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iacr/RashidiSF16
Bahram Rashidi, Sayed Masoud Sayedi, Reza Rezaeian Farashahi:
High-speed VLSI implementation of Digit-serial Gaussian normal basis Multiplication over GF(2m). IACR Cryptol. ePrint Arch. 2016: 966 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.