"An expandable topology with low wiring congestion for silicon ..."

Sajed Dadashi et al. (2019)

> Home

Details and statistics

DOI: 10.1002/ETT.3747

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ett/DadashiRRK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ett/DadashiRRK19
Sajed Dadashi, Midia Reshadi, Akram Reza, Ahmad Khademzadeh:
An expandable topology with low wiring congestion for silicon interposer-based network-on-chip systems. Trans. Emerg. Telecommun. Technol. 30(12) (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.