Stop the war!
Остановите войну!
for scientists:
default search action
"Recovery Time and Fault Tolerance Improvement for Circuits mapped on ..."
Anees Ullah, Luca Sterpone (2014)
- Anees Ullah, Luca Sterpone:
Recovery Time and Fault Tolerance Improvement for Circuits mapped on SRAM-based FPGAs. J. Electron. Test. 30(4): 425-442 (2014)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.