"Generation and Verification of Tests for Analog Circuits Subject to ..."

Stephen J. Spinks et al. (2004)

Details and statistics

DOI: 10.1023/B:JETT.0000009310.48706.B7

access: closed

type: Journal Article

metadata version: 2020-09-11

a service of  Schloss Dagstuhl - Leibniz Center for Informatics