"A 16 nJ/Classification FPGA-Based Wired-Logic DNN Accelerator Using ..."

Atsutake Kosuge, Mototsugu Hamada, Tadahiro Kuroda (2021)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2021.3114179

access: closed

type: Journal Article

metadata version: 2021-12-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/KosugeHK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/KosugeHK21
Atsutake Kosuge, Mototsugu Hamada, Tadahiro Kuroda:
A 16 nJ/Classification FPGA-Based Wired-Logic DNN Accelerator Using Fixed-Weight Non-Linear Neural Net. IEEE J. Emerg. Sel. Topics Circuits Syst. 11(4): 751-761 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.