"An Efficient Hardware Accelerator for Block Sparse Convolutional Neural ..."

Xiaodi Yin et al. (2024)

> Home

Details and statistics

DOI: 10.1109/LES.2023.3296507

access: closed

type: Journal Article

metadata version: 2024-06-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esl/YinWLSL24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esl/YinWLSL24
Xiaodi Yin, Zhipeng Wu, Dejian Li, Chongfei Shen, Yu Liu:
An Efficient Hardware Accelerator for Block Sparse Convolutional Neural Networks on FPGA. IEEE Embed. Syst. Lett. 16(2): 158-161 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.