"FPGA-Based Configurable Systolic Architecture for Window-Based Image ..."

César Torres-Huitzil, Miguel O. Arias-Estrada (2005)

> Home

Details and statistics

DOI: 10.1155/ASP.2005.1024

access: open

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ejasp/Torres-HuitzilA05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ejasp/Torres-HuitzilA05
César Torres-Huitzil, Miguel O. Arias-Estrada:
FPGA-Based Configurable Systolic Architecture for Window-Based Image Processing. EURASIP J. Adv. Signal Process. 2005(7): 1024-1034 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.