"Implementation of the Least-Squares Lattice with Order and Forgetting ..."

Zdenek Pohl, Milan Tichý, Jiri Kadlec (2008)

> Home

Details and statistics

DOI: 10.1155/2008/394201

access: open

type: Journal Article

metadata version: 2020-03-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ejasp/PohlTK08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ejasp/PohlTK08
Zdenek Pohl, Milan Tichý, Jiri Kadlec:
Implementation of the Least-Squares Lattice with Order and Forgetting Factor Estimation for FPGA. EURASIP J. Adv. Signal Process. 2008 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.