"Enhanced Formal Verification Flow for Circuits Integrating Debugging and ..."

Daniel Große, Görschwin Fey, Rolf Drechsler (2013)

> Home

Details and statistics

DOI: 10.14279/TUJ.ECEASST.62.860

access: open

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/eceasst/GrosseFD13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/eceasst/GrosseFD13
Daniel Große, Görschwin Fey, Rolf Drechsler:
Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis. Electron. Commun. Eur. Assoc. Softw. Sci. Technol. 62 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.