"Min-Rank Conjecture for Log-Depth Circuits."

Stasys Jukna, Georg Schnitger (2009)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2022-09-27

- view
  - electronic edition @ weizmann.ac.il (open access)
- export record
  dblp key:
  - journals/eccc/JuknaS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/eccc/JuknaS09
Stasys Jukna, Georg Schnitger:
Min-Rank Conjecture for Log-Depth Circuits. Electron. Colloquium Comput. Complex. TR09 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.