"In-Place Signal and Power Noise Waveform Capturing Within 3-D Chip Stacking."

Makoto Nagata, Satoshi Takaya, Hiroaki Ikeda (2015)

> Home

Details and statistics

DOI: 10.1109/MDAT.2015.2448537

access: closed

type: Journal Article

metadata version: 2020-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dt/NagataTI15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/NagataTI15
Makoto Nagata, Satoshi Takaya, Hiroaki Ikeda:
In-Place Signal and Power Noise Waveform Capturing Within 3-D Chip Stacking. IEEE Des. Test 32(6): 87-98 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.