![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"Stability Analysis for Fast Settling Switched Digital Phase-Locked Loops ..."
Zeeshan Ali et al. (2023)
- Zeeshan Ali
, Pallavi Paliwal
, Phani Raj
, Deepak Anand
, Debasattam Pal
, Shalabh Gupta
:
Stability Analysis for Fast Settling Switched Digital Phase-Locked Loops (DPLLs). IEEE Control. Syst. Lett. 7: 1393-1398 (2023)
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.