"2˟VDD 500 MHz Digital Output Buffer with Optimal Driver Transistor ..."

Chua-Chin Wang et al. (2021)

> Home

Details and statistics

DOI: 10.1007/S00034-020-01594-5

access: closed

type: Journal Article

metadata version: 2021-06-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/WangLTCL21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/WangLTCL21
Chua-Chin Wang, Pang-Yen Lou, Tsung-Yi Tsai, Yan-You Chou, Tzung-Je Lee:
2˟VDD 500 MHz Digital Output Buffer with Optimal Driver Transistor Sizing for Slew Rate Self-adjustment and Leakage Reduction Using 28-nm CMOS Process. Circuits Syst. Signal Process. 40(6): 2824-2840 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.