"Area-Time-Power Efficient Maximally Redundant Signed-Digit Modulo ..."

Somayeh Timarchi, Negar Akbarzadeh (2019)

> Home

Details and statistics

DOI: 10.1007/S00034-018-0957-7

access: closed

type: Journal Article

metadata version: 2020-06-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/TimarchiA19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/TimarchiA19
Somayeh Timarchi, Negar Akbarzadeh:
Area-Time-Power Efficient Maximally Redundant Signed-Digit Modulo 2ⁿ - 1 Adder and Multiplier. Circuits Syst. Signal Process. 38(5): 2138-2164 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.