"Deterministic Digital Calibration Technique for 1.5 bits/stage Pipelined ..."

Chinmaye Ramamurthy, Chetan D. Parikh, Subhajit Sen (2021)

> Home

Details and statistics

DOI: 10.1007/S00034-021-01652-6

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/RamamurthyPS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/RamamurthyPS21
Chinmaye Ramamurthy, Chetan D. Parikh, Subhajit Sen:
Deterministic Digital Calibration Technique for 1.5 bits/stage Pipelined and Algorithmic ADCs with Finite op-amp Gain and Large Capacitance Mismatches. Circuits Syst. Signal Process. 40(8): 3684-3702 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.