"Design of a Power-Performance-Area (PPA) Optimized MOS Current Mode Logic ..."

Subhanil Maity, Sanjay Kumar Jana (2023)

> Home

Details and statistics

DOI: 10.1007/S00034-023-02394-3

access: closed

type: Journal Article

metadata version: 2023-08-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/MaityJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/MaityJ23
Subhanil Maity, Sanjay Kumar Jana:
Design of a Power-Performance-Area (PPA) Optimized MOS Current Mode Logic Pre-scaler. Circuits Syst. Signal Process. 42(10): 5783-5798 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.