"An FPGA Implementation of the Log-MAP Algorithm for a Dirty Paper Coding ..."

Paulo Alexandre Crisóstomo Lopes, José A. B. Gerald (2021)

> Home

Details and statistics

DOI: 10.1007/S00034-020-01567-8

access: closed

type: Journal Article

metadata version: 2021-04-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/LopesG21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/LopesG21
Paulo Alexandre Crisóstomo Lopes, José A. B. Gerald:
An FPGA Implementation of the Log-MAP Algorithm for a Dirty Paper Coding CODEC. Circuits Syst. Signal Process. 40(4): 1905-1925 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.