"An FPGA Implementation of an Impulse Noise Reduction Algorithm in Visual ..."

Mohd Rafi Lone (2022)

> Home

Details and statistics

DOI: 10.1007/S00034-022-02069-5

access: closed

type: Journal Article

metadata version: 2022-10-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/Lone22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/Lone22
Mohd Rafi Lone:
An FPGA Implementation of an Impulse Noise Reduction Algorithm in Visual Sensor Network. Circuits Syst. Signal Process. 41(11): 6136-6151 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.