


default search action
"Design of Area Efficient In-Memory Adder and Sum-Comparator with a ..."
- Linknath Surya Balasubramanian

, Elijah Racz, Anoop Gopinath, Maher E. Rizkalla, John J. Lee, Trond Ytterdal, Mukesh Kumar:
Design of Area Efficient In-Memory Adder and Sum-Comparator with a Variable Reference Voltage Mechanism. Circuits Syst. Signal Process. 44(7): 5343-5356 (2025)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID













