Stop the war!
Остановите войну!
for scientists:
default search action
"Timing Error Aware Register Allocation in TS."
Sheng Xiao et al. (2022)
- Sheng Xiao, Jing He, Xi Yang, Heng Zhou, Yujie Yuan:
Timing Error Aware Register Allocation in TS. Comput. Syst. Sci. Eng. 40(1): 273-286 (2022)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.