"Processor Verification Using Efficient Reductions of the Logic of ..."

Randal E. Bryant, Steven M. German, Miroslav N. Velev (1999)

> Home

Details and statistics

DOI: —

access: open

type: Informal or Other Publication

metadata version: 2020-01-10

- view
  - electronic edition @ arxiv.org (open access)
- export record
  dblp key:
  - journals/corr/cs-LO-9910014
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/cs-LO-9910014
Randal E. Bryant, Steven M. German, Miroslav N. Velev:
Processor Verification Using Efficient Reductions of the Logic of Uninterpreted Functions to Propositional Logic. CoRR cs.LO/9910014 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.