"FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor ..."

Chengzhen Meng, Xiuzhuang Chen, Hongjun Dai (2025)

> Home

Details and statistics

DOI: 10.48550/ARXIV.2509.08405

access: open

type: Informal or Other Publication

metadata version: 2025-10-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2509-08405
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2509-08405
Chengzhen Meng, Xiuzhuang Chen, Hongjun Dai:
FASE: FPGA-Assisted Syscall Emulation for Rapid End-to-End Processor Performance Validation. CoRR abs/2509.08405 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.