"Design and verification of peripheral control circuits in Esterel."

Satnam Singh (2010)

> Home

Details and statistics

DOI: 10.1002/CPE.1426

access: closed

type: Journal Article

metadata version: 2020-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/concurrency/Singh10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/concurrency/Singh10
Satnam Singh:
Design and verification of peripheral control circuits in Esterel. Concurr. Comput. Pract. Exp. 22(8): 981-994 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.