"Optimizing Pre-Silicon CPU Validation: Reducing Simulation Time with ..."

Victor Rodriguez-Bahena et al. (2025)

> Home

Details and statistics

DOI: 10.3390/COMPUTERS14090364

access: open

type: Journal Article

metadata version: 2025-10-31

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/computers/RodriguezBahenaPLG25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/computers/RodriguezBahenaPLG25
Victor Rodriguez-Bahena, Luis Pizano-Escalante, Omar Longoria-Gandara, Luis F. Gutierrez-Preciado:
Optimizing Pre-Silicon CPU Validation: Reducing Simulation Time with Unsupervised Machine Learning and Statistical Analysis. Comput. 14(9): 364 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.