"Enhancing the Hardware Pipelining Optimization Technique of the SHA-3 via ..."

Argyrios Sideris, Minas Dasygenis (2023)

> Home

Details and statistics

DOI: 10.3390/COMPUTATION11080152

access: open

type: Journal Article

metadata version: 2023-08-18

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/computation/SiderisD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/computation/SiderisD23
Argyrios Sideris, Minas Dasygenis:
Enhancing the Hardware Pipelining Optimization Technique of the SHA-3 via FPGA. Comput. 11(8): 152 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.