"Performance evaluation of network processor architectures: combining ..."

Samarjit Chakraborty et al. (2003)

> Home

Details and statistics

DOI: 10.1016/S1389-1286(02)00454-1

access: closed

type: Journal Article

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cn/ChakrabortyKTHS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cn/ChakrabortyKTHS03
Samarjit Chakraborty, Simon Künzli, Lothar Thiele, Andreas Herkersdorf, Patricia Sagmeister:
Performance evaluation of network processor architectures: combining simulation with analytical estimation. Comput. Networks 41(5): 641-665 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.