"FPGA based high speed parallel modular polynomial multiplier for lattice ..."

Mamatha Bandaru, Sudha Ellison Mathe (2025)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2025.110422

access: closed

type: Journal Article

metadata version: 2025-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/BandaruM25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/BandaruM25
Mamatha Bandaru, Sudha Ellison Mathe:
FPGA based high speed parallel modular polynomial multiplier for lattice based cryptosystems. Comput. Electr. Eng. 124: 110422 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.