"Parametrized verification diagrams: temporal verification of symmetric ..."

Alejandro Sánchez, César Sánchez (2017)

> Home

Details and statistics

DOI: 10.1007/S10472-016-9531-9

access: closed

type: Journal Article

metadata version: 2022-12-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/amai/SanchezS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/amai/SanchezS17
Alejandro Sánchez, César Sánchez:
Parametrized verification diagrams: temporal verification of symmetric parametrized concurrent systems. Ann. Math. Artif. Intell. 80(3-4): 249-282 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.