"Low-Power FPGA Implementation of Convolution Neural Network Accelerator ..."

Chuanglu Chen et al. (2020)

> Home

Details and statistics

DOI: 10.3390/A13090213

access: open

type: Journal Article

metadata version: 2020-10-07

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/algorithms/ChenLZZHZ20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/algorithms/ChenLZZHZ20
Chuanglu Chen, Zhiqiang Li, Yitao Zhang, Shaolong Zhang, Jiena Hou, Haiying Zhang:
Low-Power FPGA Implementation of Convolution Neural Network Accelerator for Pulse Waveform Classification. Algorithms 13(9): 213 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.