"Gate-Level Validation of Integrated Circuits With Structured-Illumination ..."

Negin Zaraee et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2020.2987088

access: open

type: Journal Article

metadata version: 2020-06-16

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/ZaraeeZVSJU20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/ZaraeeZVSJU20
Negin Zaraee, Boyou Zhou, Kyle Vigil, Mohammad M. Shahjamali, Ajay Joshi, M. Selim Ünlü:
Gate-Level Validation of Integrated Circuits With Structured-Illumination Read-Out of Embedded Optical Signatures. IEEE Access 8: 70900-70912 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.