![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
"A Matched Negative Group Delay Circuit and its Integration With an Unequal ..."
Jian-Kang Xiao, Qiu-Fen Wang, Jian-Guo Ma (2019)
- Jian-Kang Xiao
, Qiu-Fen Wang, Jian-Guo Ma:
A Matched Negative Group Delay Circuit and its Integration With an Unequal Power Divider. IEEE Access 7: 113578-113588 (2019)
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.