"1.5 Gbit/s FPGA Implementation of a Fully-Parallel Turbo Decoder Designed ..."

An Li et al. (2016)

Details and statistics

DOI: 10.1109/ACCESS.2016.2599408

access: open

type: Journal Article

metadata version: 2019-06-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics