"Asynchronous Gate Signal Driving Method for Reducing Current Imbalance of ..."

Xianjin Huang et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2021.3089495

access: open

type: Journal Article

metadata version: 2023-02-06

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/HuangMLWS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/HuangMLWS21
Xianjin Huang, Feng Mu, Yixin Liu, Yuhan Wu, Hu Sun:
Asynchronous Gate Signal Driving Method for Reducing Current Imbalance of Paralleled IGBT Modules Caused by Driving Circuit Parameter Difference. IEEE Access 9: 86523-86534 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.