"A Negative-Feedback Gate-Loop for Current Balancing Paralleled SiC MOSFETs ..."

Zheng Cao et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2024.3445466

access: open

type: Journal Article

metadata version: 2024-11-06

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/CaoZWP24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/CaoZWP24
Zheng Cao, Ruihong Zhang, Shaocong Wang, E. Peng:
A Negative-Feedback Gate-Loop for Current Balancing Paralleled SiC MOSFETs Based on a Differential Mode Inductor. IEEE Access 12: 147967-147980 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.