"Introduction to Logic Synthesis using Verilog HDL"

Robert B. Reese, Mitchell A. Thornton (2006)

> Home

Details and statistics

DOI: 10.2200/S00060ED1V01Y200610DCS006

access: closed

type: Book or Thesis

metadata version: 2023-10-20

- view
  authority control:
- export record
  dblp key:
  - series/synthesis/2006Reese
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/series/synthesis/2006Reese
Robert B. Reese, Mitchell A. Thornton:
Introduction to Logic Synthesis using Verilog HDL. Synthesis Lectures on Digital Circuits and Systems, Morgan & Claypool Publishers 2006, ISBN 978-3-031-79742-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.