"Obstacle-avoiding rectilinear minimum-delay Steiner tree construction ..."

Jingyu Xu et al. (2006)

> Home

Details and statistics

DOI: 10.1109/TCSII.2005.862041

access: closed

type: Journal Article

metadata version: 2021-08-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/XuHJY06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/XuHJY06
Jingyu Xu, Xianlong Hong, Tong Jing, Yang Yang:
Obstacle-avoiding rectilinear minimum-delay Steiner tree construction toward IP-block-based SOC design. IEEE Trans. Circuits Syst. II Express Briefs 53-II(4): 309-313 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.