"Packing Directed Circuits through Prescribed Vertices Bounded Fractionally."

Naonori Kakimura, Ken-ichi Kawarabayashi (2012)

> Home

Details and statistics

DOI: 10.1137/100786423

access: closed

type: Journal Article

metadata version: 2020-04-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/siamdm/KakimuraK12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/siamdm/KakimuraK12
Naonori Kakimura, Ken-ichi Kawarabayashi:
Packing Directed Circuits through Prescribed Vertices Bounded Fractionally. SIAM J. Discret. Math. 26(3): 1121-1133 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.