Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Hardware implementation of digital image skeletonization algorithm using ..."

Perumalla Srinivasa Rao, Yedukondalu Kamatham (2019)

> Home

Details and statistics

DOI: 10.1016/J.JVCIR.2019.01.004

access: closed

type: Journal Article

metadata version: 2020-10-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jvcir/RaoY19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jvcir/RaoY19
Perumalla Srinivasa Rao, Yedukondalu Kamatham:
Hardware implementation of digital image skeletonization algorithm using FPGA for computer vision applications. J. Vis. Commun. Image Represent. 59: 140-149 (2019)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.