Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID"Implementation of CMOS Low-power Integer-N Frequency Synthesizer for SOC ..."
Debashis Mandal, T. K. Bhattacharyya (2008)
- Debashis Mandal, T. K. Bhattacharyya:
Implementation of CMOS Low-power Integer-N Frequency Synthesizer for SOC Design. J. Comput. 3(4): 31-38 (2008)
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2021-02-25 15:50 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
