"Parallel Logic Simulation of VLSI Systems."

Mary L. Bailey, Jack V. Briner Jr., Roger D. Chamberlain (1994)

Details and statistics

DOI: 10.1145/185403.185424

access: closed

type: Journal Article

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics