"Yield Analysis of Logic Circuits."

Davide Appello et al. (2004)

Details and statistics

DOI: 10.1109/VTEST.2004.1299232

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics