"Dynamic clock synchronization scheme between voltage domains in multi-core ..."

Jaehyun Kim et al. (2016)

> Home

Details and statistics

DOI: 10.1109/VLSI-SOC.2016.7753536

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/KimCLR16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/KimCLR16
Jaehyun Kim, Kiyoung Choi, Sang-Heon Lee, Soojung Ryu:
Dynamic clock synchronization scheme between voltage domains in multi-core architecture. VLSI-SoC 2016: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.