Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Hardware-Assisted Simulation and Evaluation of IP Cores Using FPGA-Based ..."

Rawat Siripokarpirom, Friedrich Mayer-Lindenberg (2004)

> Home

Details and statistics

DOI: 10.1109/RSP.2004.23

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rsp/SiripokarpiromM04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/SiripokarpiromM04
Rawat Siripokarpirom, Friedrich Mayer-Lindenberg:
Hardware-Assisted Simulation and Evaluation of IP Cores Using FPGA-Based Rapid Prototyping Boards. IEEE International Workshop on Rapid System Prototyping 2004: 96-102

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.