"Designing a RISC CPU in Reversible Logic."

Robert Wille et al. (2011)

Details and statistics

DOI: 10.1109/ISMVL.2011.39

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics