"Area-delay efficient architecture for MP algorithm using reconfigurable ..."

Pramod Kumar Meher, Basant K. Mohanty, Thambipillai Srikanthan (2014)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2014.6865712

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/MeherMS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/MeherMS14
Pramod Kumar Meher, Basant K. Mohanty, Thambipillai Srikanthan:
Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits. ISCAS 2014: 2628-2631

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.