"Optimal Design of Checks for Error Detection and Location in Fault ..."

Ramesh K. Sitaraman, Niraj K. Jha (1991)

> Home

Details and statistics

DOI: 10.1007/978-3-642-76930-6_33

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icftcs/SitaramanJ91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icftcs/SitaramanJ91
Ramesh K. Sitaraman, Niraj K. Jha:
Optimal Design of Checks for Error Detection and Location in Fault Tolerant Multiprocessors Systems. Fault-Tolerant Computing Systems 1991: 396-406

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.